Abstract: In this paper, we propose an accelerator architecture positioned between Coarse-Grained Reconfigurable Architectures (CGRAs) and Field Programmable Gate Arrays (FPGAs), focusing on both ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results