full adder using half adder | Implement full adder using half adder | DSD | DE
1:38
full adder using half adder | Implement full adder using half adder | DSD | DE
2.8K views6 months ago
YouTubeTechno Tutorials ( e-Learning)
System Design Roadmap 2026 | How to Learn System Design for Software Engineers #shorts #simplilearn
1:28
System Design Roadmap 2026 | How to Learn System Design for Software Engineers #shorts #simplilearn
4.4K views3 months ago
YouTubeSimplilearn
BCD addition | Digital electronics | Digital system design
1:16
BCD addition | Digital electronics | Digital system design
16.6K views9 months ago
YouTubeTechno Tutorials ( e-Learning)
full subtractor using decoder | Decoder | Combinational circuit | Digital electronics
1:35
full subtractor using decoder | Decoder | Combinational circuit | Digital electronics
9.9K views7 months ago
YouTubeTechno Tutorials ( e-Learning)
full subtractor using half subtractor | design full subtractor using half subtractor
1:13
full subtractor using half subtractor | design full subtractor using half subtractor
3.9K views6 months ago
YouTubeTechno Tutorials ( e-Learning)
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
2:31
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
116 views2 months ago
YouTubeChip Logic Studio
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
2:31
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
100 views2 months ago
YouTubeChip Logic Studio
2:31
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
83 views2 months ago
YouTubeChip Logic Studio
1:02
set clock uncertainity Short 3
312 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 11
65 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 12
117 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 10
131 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 6
170 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:16
Cadence × NVIDIA: Reinventing Engineering for the AI Era | CadenceLIVE
1K views1 month ago
YouTubeCadence Design Systems
1:04
binary subtraction | digital electronics
1.8K views8 months ago
YouTubeTechno Tutorials ( e-Learning)
1:00
xor gate level modelling
132 views6 months ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 4
220 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 7
99 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 5
113 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 1
28 views1 month ago
YouTubeMaharshi Sanand Yadav T
0:06
12-Step Backend Developer Roadmap 2026 | APIs & System Design | #shorts
1.5K views1 month ago
YouTubeSCALER
1:00
xor behavioural modelling
149 views6 months ago
YouTubeMaharshi Sanand Yadav T
1:05
Achieve Advanced Node Leadership with Cadence’s Digital Full Flow #cadence #chipdesign #pcbdesign
1.1K views1 month ago
YouTubeCadence Design Systems
2:24
Learn High-Website and AI Skills in 2026 (No Coding Required)
4 views4 months ago
YouTubeZiflite Studio
0:14
Harnessing Footsteps for Energy: Japan's Innovative Technology
915.2K views3 months ago
TikToksmmughal_
1:24
Learner licence failure rates have reportedly spiked following the rollout of the City of Cape Town’s new digital testing system. The computer-based tests appear to be far stricter, less forgiving and more difficult than the old manual system, with some testing centres allegedly seeing pass rates plummet almost overnight. The City says the digital system is designed to improve fairness, reduce corruption and standardise testing, but frustrated learners argue the sudden jump in failures is leavin
101.3K views4 weeks ago
TikTokcapetalk
6:34
New Digital System for Licence Processing in Ghana
93.4K views3 months ago
TikTokghanaplustv
0:29
Stuck in My Head: A Digital Art Reflection
2.6K views3 weeks ago
TikToklaucaliii
0:13
Japan is turning footsteps into electricity using piezoelectric tiles. Every step creates a small amount of energy, and millions of steps together power LED lights and digital systems-supporting a more sustainable urban future. #Japan #Future Technology #Renewable Energy #SmartCity..
16.1K views2 months ago
TikToksmmughal_
2:48
Register or Face Deportation The Government of Trinidad and Tobago is set to launch a mandatory registration drive for all undocumented migrants starting next Friday. Minister of Homeland Security Roger Alexander announced the implementation of the new Migration Registration Framework, a joint initiative between the Ministry of Homeland Security and the Ministry of Defence. This registration applies to all undocumented migrants within the country, regardless of nationality. The process will comm
23.4K views4 months ago
TikToktobago.updates
See more
Static thumbnail place holder

Short videos

1:38
full adder using half adder | Implement full adder using half adder | DSD | DE
2.8K views6 months ago
YouTubeTechno Tutorials ( e-Learning)
1:28
System Design Roadmap 2026 | How to Learn System Design for Software Engineers #shorts
4.4K views3 months ago
YouTubeSimplilearn
1:16
BCD addition | Digital electronics | Digital system design
16.6K views9 months ago
YouTubeTechno Tutorials ( e-Learning)
1:35
full subtractor using decoder | Decoder | Combinational circuit | Digital electronics
9.9K views7 months ago
YouTubeTechno Tutorials ( e-Learning)
0:14
Harnessing Footsteps for Energy: Japan's Innovative Technology
915.2K views3 months ago
TikToksmmughal_
1:13
full subtractor using half subtractor | design full subtractor using half subtractor
3.9K views6 months ago
YouTubeTechno Tutorials ( e-Learning)
2:31
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
116 views2 months ago
YouTubeChip Logic Studio
2:31
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
100 views2 months ago
YouTubeChip Logic Studio
2:31
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
83 views2 months ago
YouTubeChip Logic Studio
1:02
set clock uncertainity Short 3
312 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 11
65 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 12
117 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 10
131 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 6
170 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:16
Cadence × NVIDIA: Reinventing Engineering for the AI Era | CadenceLIVE
1K views1 month ago
YouTubeCadence Design Systems
1:04
binary subtraction | digital electronics
1.8K views8 months ago
YouTubeTechno Tutorials ( e-Learning)
1:00
xor gate level modelling
132 views6 months ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 4
220 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 7
99 views1 month ago
YouTubeMaharshi Sanand Yadav T
1:01
set clock uncertainity Short 5
113 views1 month ago
YouTubeMaharshi Sanand Yadav T
Static thumbnail place holder